


# Thermodynamic Studies of $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistors on a Sapphire Substrate

Hong Zhou, Kerry Maize, Jinhyun Noh, Ali Shakouri, and Peide D. Ye\*

School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

## Supporting Information

**ABSTRACT:** The self-heating effect is a severe issue for high-power semiconductor devices, which degrades the electron mobility and saturation velocity, and also affects the device reliability. On applying an ultrafast and high-resolution thermoreflectance imaging technique, the direct self-heating effect and surface temperature increase phenomenon are observed on novel top-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator field-effect transistors. Here, we demonstrate that by utilizing a higher thermal conductivity sapphire substrate rather than a SiO<sub>2</sub>/Si substrate, the temperature rise above room temperature of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on the insulator field-effect transistor can be reduced by a factor of 3 and thereby the self-heating effect is significantly reduced. Both thermoreflectance characterization and simulation verify that the thermal resistance on the sapphire substrate is less than 1/3 of that on the SiO<sub>2</sub>/Si substrate. Therefore, maximum drain current density of 535 mA/mm is achieved on the sapphire substrate, which is 70% higher than that on the SiO<sub>2</sub>/Si substrate due to reduced self-heating. Integration of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel on a higher thermal conductivity substrate opens a new route to address the low thermal conductivity issue of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> for power electronics applications.



## INTRODUCTION

The self-heating effect (SHE)-induced temperature increase and nonuniform distribution of dissipated power have emerged as one of the most important concerns in the degradation of transistor's drain current ( $I_D$ ), output power density ( $P$ ), as well as the gate leakage current, device variability, and reliability.<sup>1–5</sup> This effect would become more severe in a high-power device with a low thermal conductivity ( $\kappa$ ) substrate such as  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as a newly emerged semiconductor has an ultrawide band gap of 4.8 eV and a corresponding high electrical breakdown field ( $E_{br}$ ) of 8 MV/cm, being identified as the next generation wide band gap semiconductor to replace GaN and SiC.<sup>6–9</sup> In addition, the transferrable nanomembrane property could also offer more functionalities for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> by transferring on different substrates.<sup>7</sup> However, the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> bulk substrate generally suffers from low  $\kappa$  of 10–25 W/(m·K) and thus severe SHE,<sup>10,11</sup> which becomes one of the major challenges for realizing practical applications. An effective approach to mitigate the SHE of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors (FETs) is to utilize a higher  $\kappa$  substrate rather than the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> native substrate through a potential wafer bonding technique. In our previous work, we have demonstrated high-performance back-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) FETs by transferring  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembranes or nanobelts to a SiO<sub>2</sub>/Si substrate with 300 nm SiO<sub>2</sub> as the gate voltage blocking layer and a Si substrate as the thermal conductor.<sup>12,13</sup> A unique property of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is its large lattice constant of 12.23 Å along [100] direction, which allows a facile cleavage into the nanomembrane along this [100] direction. Therefore, thin-film  $\beta$ -


Ga<sub>2</sub>O<sub>3</sub> nanomembrane can be obtained by applying mechanical exfoliation, although  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is not a van der Waals two-dimensional (2D) material.<sup>12</sup>

Nowadays, a majority of the GOOI FETs were fabricated on the SiO<sub>2</sub>/Si substrate like most of the 2D devices, such as graphene,<sup>14</sup> MoS<sub>2</sub>,<sup>15</sup> and black phosphorus;<sup>16</sup> however, SiO<sub>2</sub> has a low room temperature  $\kappa$  of 1.5 W/(m·K). To reduce the SHE of GOOI FET, a higher  $\kappa$  substrate is needed. Although SiC has a high  $\kappa$  of 300 W/(m·K), it is not an ideal substrate for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> because of its lower band gap of 3.3 eV and high cost.<sup>17</sup> Diamond is a promising substrate for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with higher thermal conductivity, once its low-cost large-sized substrates are available.<sup>6</sup> Among these commercial, large-sized, and wide band gap substrates, sapphire stands out to be a promising candidate for GOOI FETs, because of its low-cost, wide band gap of 8.8 eV, and medium  $\kappa$  of 40 W/(m·K),<sup>18</sup> which is around 2–4 times of the bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate and around 25 times of SiO<sub>2</sub>. In this letter, we have used the sapphire substrate as a thermal conductor for GOOI FETs to enhance the thermal dissipation and boost the electrical device performance significantly. An ultrafast, high-resolution thermoreflectance (TR) imaging technique is applied to the top-gate GOOI FET to examine the reduced SHE and local surface temperature increase ( $\Delta T$ ) above room temperature on a sapphire substrate compared to that in a SiO<sub>2</sub>/Si substrate.

Received: September 5, 2017

Accepted: November 1, 2017

Published: November 9, 2017




**Figure 1.** Schematic and fabrication of top-gate GOOI FETs. Cross-sectional schematic view of a top-gate GOOI FET on (a) SiO<sub>2</sub>/Si and (b) sapphire substrates with different thermal conductivities ( $\kappa$ ) marked. Al<sub>2</sub>O<sub>3</sub> (15 nm) is used as the gate dielectric, Ti/Al/Au (15/60/50 nm) is used as the source and drain electrode, and Ni/Au (30/50 nm) is used as the gate electrode. (c) False-colored SEM top view of a GOOI FET, with  $L_G = 1 \mu\text{m}$  and  $L_{SD} = 6 \mu\text{m}$ .

After replacing the SiO<sub>2</sub>/Si substrate with a sapphire substrate, the top-gate GOOI FET has 70% higher maximum  $I_D$  ( $I_{D_{\max}}$ ),  $\sim$  twice lower device surface  $\Delta T$ , and twice lower thermal resistance ( $R_T$ ).

## RESULTS AND DISCUSSION

**$\beta$ -Ga<sub>2</sub>O<sub>3</sub> Materials and GOOI FETs.** The experimental device cross-sectional schematic of top-gate GOOI FETs on SiO<sub>2</sub>/Si and sapphire substrates is shown in Figure 1a,b, consisting of a Ni/Au (30/50 nm) top-gate, 15 nm amorphous aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) gate dielectric, 70–100 nm Sn-doped (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel with surface roughness of 0.3 nm,<sup>19</sup> and Ti/Al/Au (15/60/50 nm) source/drain contacts. A 270 nm thick SiO<sub>2</sub> is used as the drain voltage blocking layer for top-gate GOOI FETs, and p<sup>++</sup> Si is used as a thermal conductor for GOOI FET. The thickness of the *c*-plane sapphire substrate is 650  $\mu\text{m}$ , which serves as the drain voltage blocking layer and thermal conductor due to its wider band gap and higher  $\kappa$  compared to those of the (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel. The  $\kappa$  of each material is also marked in Figure 1a,b for comparison. Figure 1c is the false-colored scanning electron microscopy (SEM) image of a fabricated GOOI FET. The device has a gate length ( $L_G$ ) of 1  $\mu\text{m}$  and source to drain spacing ( $L_{SD}$ ) of 6  $\mu\text{m}$  to allow high drain bias to generate enough heat for our TR study. This TR imaging technique offers large-area imaging capability with higher spatial resolution (submicron) compared to that of other optical thermal characterization approaches, such as infrared (IR) thermography and micro-Raman. The TR system also enables a high-resolution transient temporal imaging to study the heating/cooling phase at submicrosecond time scales.<sup>20,21</sup>

**$I$ – $V$  Electrical Characteristics.** Figure 2a,b shows the well-behaved direct-current (DC) output characteristics ( $I_D$ – $V_{DS}$ ) of two top-gate GOOI FETs with  $L_{SD}$  of 6/6.5  $\mu\text{m}$ ,  $L_G$  of 1  $\mu\text{m}$ , and channel thickness of 73/75 nm on SiO<sub>2</sub>/Si and sapphire substrates, respectively. The typical range of physical width of nanomembrane devices is 0.5–1.5  $\mu\text{m}$ , determined by SEM, as shown in Figure 1c. The measurements start from applying the top-gate bias ( $V_{GS}$ ) to 8 or 6 V and then stepping to the device pinch-off voltage of  $-28$  V with  $-2$  V as a step, whereas the drain bias ( $V_{DS}$ ) is swept from 0 to 27 or 30 V for the SiO<sub>2</sub>/Si and sapphire substrate devices, respectively.  $I_{D_{\max}}$  of 535 and 325 mA/mm for sapphire and SiO<sub>2</sub>/Si substrates are obtained, respectively; the  $I_{D_{\max}}$  on sapphire is the highest among all DC values of all top-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs.<sup>6–9,22,23</sup> The  $I_{D_{\max}}$  of GOOI FET on the sapphire substrate is around 1.7 times that on the SiO<sub>2</sub>/Si substrate, originating from better transport properties at a lower device temperature. Figure 2c depicts the  $I_D$ – $V_{GS}$  and  $g_m$ – $V_{GS}$  of GOOI FETs on two substrates at  $V_{DS} = 25$  V. A similar on/off ratio of  $10^9$  and low subthreshold slope (SS) of 65 mV/dec are achieved on both devices due to the wide band gap and high-quality atomic-layer-deposition (ALD) Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface, yielding a low interface trap density ( $D_{it}$ ) of  $2.6 \times 10^{11}/\text{eV}\cdot\text{cm}^2$  by the equation  $SS = 60 \times (1 + qD_{it}/C_{ox})$  mV/dec at room temperature, where  $C_{ox}$  is the oxide capacitance. The slightly high off-state current is due to the limitation of the lowest current level the equipment setup can measure on small width devices. One interesting phenomenon is that the peak  $g_m$  of the sapphire substrate is 21 mS/mm, which is 60% higher than the  $g_m$  of the SiO<sub>2</sub>/Si substrate. The extrinsic electron field-effect mobility ( $\mu_{FE}$ ) of GOOI FET on sapphire and SiO<sub>2</sub>/Si are roughly extracted to be 30.2 and 21.7



**Figure 2.**  $I$ - $V$  electrical characteristics of top-gate GOOI FETs.  $I_D$ - $V_{DS}$  output characteristics of GOOI FETs on (a) the  $\text{SiO}_2/\text{Si}$  substrate and (b) sapphire substrate, with  $L_{SD} = 6$ - $6.5 \mu\text{m}$  and  $L_G = 1 \mu\text{m}$ . A record high  $I_{D_{\max}} = 535 \text{ mA/mm}$  is demonstrated on top-gate  $\beta\text{-Ga}_2\text{O}_3$  GOOI FETs. (c)  $I_D$ - $g_m$ - $V_{DS}$  transfer characteristics of GOOI FETs on both substrates with a high on/off ratio of  $10^9$  and low SS of  $65 \text{ mV/dec}$ , yielding a low  $D_{it}$  of  $2.6 \times 10^{11}/\text{eV}\cdot\text{cm}^2$ . Higher  $g_m$  shows higher electron  $\mu$  on the sapphire substrate due to the reduced device temperature.


$\text{cm}^2/(\text{V}\cdot\text{s})$ , respectively, benefiting from the less SHE on sapphire.<sup>24</sup> More than 10 devices on 2 different substrates were fabricated and characterized. Their mobilities were extracted with small standard deviations, which confirms that the mobility on the sapphire substrate is higher and the fabricated devices have high uniformity.

**Steady State TR Imaging.** For power electronics applications with large  $I_D$  and  $V_{DS}$ , the SHE must be taken into consideration. The power consumption ( $P$ ) of the active device can be simply estimated as a product of  $I_D$  and  $V_{DS}$ ; then, the heat generated in an active device is proportional to the device power consumption. In a GOOI FET, the device serves as the heat source and substrate acts as the heat sink for dissipation of the device heat. Heat can also be dissipated through the top surface by air convection and source-gate-drain metal pads.<sup>4</sup> However, the heat transfer to the air is very low, considering the low heat transfer coefficient  $h \sim 10 \text{ W}/(\text{m}^2\cdot\text{K})$ . A heat flux ( $F$ ) of  $4.6 \times 10^{-10} \text{ W}$  can be roughly estimated by equation  $F = hA\Delta T$ , where  $A$  is the nanomembrane area of  $1 \mu\text{m} \times 11 \mu\text{m}$  and  $\Delta T$  (43 K) is the device temperature rise above room temperature while being biased for TR measurement. This heat flux is negligible compared with the device power consumption of  $P = I_D \times V_{DS} = 30 \text{ V} \times 540 \text{ mA/mm} \times 1 \mu\text{m} = 1.62 \times 10^{-2} \text{ W}$ , which is mainly dissipated through the substrate. During the TR characterization, the gate electrode metal Au is illuminated through a light-emitting diode (LED) and the reflected signal is calibrated with Au TR coefficient to translate into the increased temperature  $\Delta T$  above room temperature. The gate Au electrode rather than source/drain contacts is selected because source/drain contact regions have  $\text{Al}_2\text{O}_3$  on top and the Ti/Al/Au are alloyed. Au directly above the channel region defines the channel

temperature, and the Au temperature is marked as the channel temperature.

Figure 3a,b shows merged optical and TR thermal image views of GOOI FETs on  $\text{SiO}_2/\text{Si}$  and sapphire substrates at steady state and different  $P$  conditions. The  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane has a thickness of 100 and 80 nm on  $\text{SiO}_2/\text{Si}$  and sapphire substrates, respectively. The 20 nm nanomembrane difference in thickness only contributes to a negligible thermal resistance of  $2 \times 10^{-6} \text{ mm}^2\cdot\text{K}/\text{W}$ , which is less than 0.1% of the total resistance. In this measurement,  $V_{GS}$  is biased at 0 V, whereas  $V_{DS}$  is swept from 0 to 27 V or 30 V for GOOI FETs on  $\text{SiO}_2/\text{Si}$  and sapphire, respectively. During the TR measurement, the  $V_{DS}$  modulation signal has a pulse width of 1 ms and 10% duty cycle. The 1 ms pulse is long enough to allow the FET to reach the hot steady state during the high portion of the signal. The probe optical pulse width was  $100 \mu\text{s}$ , synchronized just prior to the falling edge of the device excitation pulse to capture the TR image at the end of the  $V_{DS}$  pulse. The  $I_D$  is recorded at the same time to calculate the normalized power density  $P = V_{DS} \times I_D/A$  to avoid different heat dissipation areas from having different sizes of the  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane. The areas of  $\beta\text{-Ga}_2\text{O}_3$  nanomembranes are  $1.4 \times 10^{-5}$  and  $1.1 \times 10^{-5} \text{ mm}^2$  on  $\text{SiO}_2/\text{Si}$  and sapphire, respectively. As higher  $V_{DS}$  is applied, the device is heated up simultaneously and the corresponding  $\Delta T$  is increased. At  $P = 717 \text{ W/mm}^2$  on the  $\text{SiO}_2/\text{Si}$  substrate, the  $\Delta T$  is measured to be 106 K, whereas in contrast the  $\Delta T$  is just 43 K at a higher  $P = 917 \text{ W/mm}^2$  on the sapphire substrate. Figure 3c depicts the measured and simulated  $\Delta T$  versus  $P$  for GOOI FETs on two substrates. For both the measurement and simulation results, the clear observation is that at the same  $P$ , the GOOI FET on the sapphire substrate has more than twice lower  $\Delta T$  compared to that on  $\text{SiO}_2/\text{Si}$ . The  $R_T$  of sapphire and  $\text{SiO}_2/\text{Si}$  substrates are calculated to be  $4.62 \times 10^{-2}$  and  $1.47 \times 10^{-1} \text{ mm}^2\cdot\text{K}/\text{W}$ , respectively, through  $R_T = \Delta T/P$ . The reduced  $R_T$  of GOOI FET on sapphire demonstrates that a higher  $\kappa$  substrate can be more effective in dissipating the heat on the devices. With less heat on the device, the temperature is lower so that the  $\mu$  is higher to achieve a potentially higher  $I_{D_{\max}}$  for a better device performance. This substrate thermal engineering approach can also be applied to other 2D FET research if heat dissipation is an issue.

**Transient TR Imaging.** Although there are well-established methods to access the DC temperature of devices, there is as yet little direct experimental information available on the device dynamics. Such time-dependent information is particularly relevant for this new device system  $\beta\text{-Ga}_2\text{O}_3$ . Understanding of heat dissipation and thermal dynamics of the GOOI FETs is furthermore important because pulse width modulation is commonly used to suppress self-heating and improve efficiency in modern power applications. Dynamic measurements help to reveal the surface temperature redistribution and allow the device thermal time constant for both heating ( $\tau_H$ ) and cooling ( $\tau_C$ ) to be measured experimentally. Measured thermal time constants can be used to approximate device transient thermal resistance on the basis of a simplified one-dimensional (1D) thermal equivalent circuit model.<sup>4</sup> To precisely determine the thermal time constant, the probe optical pulse width is reduced from  $100 \mu\text{s}$  to  $50 \text{ ns}$  and the  $V_{DS}$  pulse width is reduced to  $1 \mu\text{s}$ . The first  $1 \mu\text{s}$  heat up phase corresponds to the state when  $V_{DS}$  pulse is on, and the rest  $1 \mu\text{s}$  cool down phase represents the state when  $V_{DS}$  pulse is set to be 0 V. Because the thermal




**Figure 3.** Steady state TR characteristics and temperature rise of top-gate GOOI FETs. TR and charge-coupled device (CCD) camera merged images of GOOI FET on (a) SiO<sub>2</sub>/Si and (b) sapphire substrates when device  $P$  is increased by increasing  $V_{DS}$  at  $V_{GS} = 0$  V. Results show the device heating at steady state, and significant SHE is observed on GOOI FET on the SiO<sub>2</sub>/Si substrate at high  $P$ . (c) Measured and simulated local gate Au surface  $\Delta T$  comparison between GOOI FET on sapphire and SiO<sub>2</sub>/Si substrates. Each error bar of measured data is from the standard deviation of three devices on both substrates. The power density  $P = V_{DS} \times I_D$  is normalized by the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembrane area to avoid random shape-induced variations. The  $\Delta T$  of GOOI FET on the SiO<sub>2</sub>/Si substrate is more than three times of that on the sapphire substrate at the same  $P$ . As a result, the  $R_T$  of GOOI FET on the sapphire substrate is  $4.62 \times 10^{-2} \text{ mm}^2 \cdot \text{K}/\text{W}$ , which is less than 1/3 of that on the SiO<sub>2</sub>/Si substrate.

time constants are independent of the amplitude of heating,  $V_{DS}$  was chosen to produce similar transient heating amplitude for the GOOI FETs on the two different substrates to avoid different temperature-induced variations. Figure 4a,b describes the three-dimensional (3D) plot  $\Delta T$  of the GOOI FETs on SiO<sub>2</sub>/Si and sapphire substrates during the heating and cooling dynamics. Figure 4c is the heating and cooling phase comparison between two substrates. It takes GOOI FETs  $\tau_H$  of 350 and 350 ns to reach the steady state during the heat up phase and  $\tau_C$  of 250 and 300 ns to cool down on SiO<sub>2</sub>/Si and sapphire substrates. The cooling phase is of particular importance to investigate the heat dissipation through the substrate. Here, we take GOOI FET on the sapphire substrate as an example. The time constant of heat dissipation or cooling phase  $\tau_C$  through a material is  $t^2/(\kappa/\rho C_V)^4$ , where  $t$  is the heat dissipation depth,  $\rho$  is the mass density, and  $C_V$  is the specific heat. Those parameters are listed in Supporting Information. For sapphire substrate, the  $t$  is calculated to be  $2.03 \mu\text{m}$  at  $\tau_C = 300$  ns, which yields an overall transient  $R_T$  of  $5.0 \times 10^{-2} \text{ mm}^2 \cdot \text{K}/\text{W}$  by  $R_T = t/\kappa$ .<sup>25</sup> The extracted  $R_T$  from transient is in good

agreement with the steady state  $R_T$  of  $4.62 \times 10^{-2} \text{ mm}^2 \cdot \text{K}/\text{W}$ . As for the SiO<sub>2</sub>/Si substrate, this simplification overestimates transient  $R_T$  because part of the heat can diffuse up to the gate metal and then get dissipated through lateral diffusion due to the extremely low  $\kappa$  of SiO<sub>2</sub>.

**Simulation Verification.** To rationalize our experimental results and evaluate the improvement in the thermal management of GOOI FETs using the sapphire substrate to replace the SiO<sub>2</sub>/Si substrate, we have also carried out the modeling work to investigate the SHE on the devices with the finite-element method (FEM). In the model, we have defined the heat source as the 80/100 nm thick  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembranes. The substrate thickness is set to be 10  $\mu\text{m}$ , and the bottom of the substrate is set to be  $T = 300$  K. The thermal boundary resistance ( $R_{TB}$ ) for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> systems is not well known; consequently, we use  $R_{TB}$  as a fitting parameter in our model. For an initial value of  $R_{TB}$ , we use GaN  $R_{TB}$  of  $1.67 \times 10^{-2} \text{ mm}^2 \cdot \text{K}/\text{W}$  between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and two substrates. The choice of GaN  $R_{TB}$  for the initial value is arbitrary, on the basis of only the prevalence of GaN in power electronics applications.<sup>26</sup>



**Figure 4.** Transient TR characteristics of top-gate GOOI FETs. (a, b) Three-dimensional TR images of heat up and cool down transient phases of GOOI FETs at the gate region on  $\text{SiO}_2/\text{Si}$  and sapphire substrates, respectively. (c) Gate region  $\Delta T$  transient comparison between two devices. GOOI FET on sapphire has a cooling phase  $\tau_c$  of 300 ns, yielding an overall transient  $R_T$  of  $5.0 \times 10^{-2} \text{ mm}^2 \cdot \text{K}/\text{W}$ , which is in good agreement with steady state TR measurement.

Figure 5a shows the simulated  $T$  distribution of GOOI FET on  $\text{SiO}_2/\text{Si}$  and sapphire substrates at  $P$  of 717 and 917  $\text{W}/\text{mm}^2$ , corresponding to the respective power applied for the experimental TR images. For GOOI FET on the  $\text{SiO}_2/\text{Si}$  substrate,  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane has  $\Delta T = 106$  K at the gate region, in great contrast to the  $\Delta T$  of 41 K on the sapphire substrate, showing the significantly reduced device temperature after implementing a higher  $\kappa$  substrate. Figure 5b shows the transient TR measured  $\Delta T$  distribution and corresponding FEM simulation of the temperature distribution along the gate width across the channel direction on the sapphire substrate. At all time regimes, both the simulated and measured temperature profiles coincide very well and indicate that the peak temperature is located at the center of the gate region with  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane underneath. This profile possesses a sharp decrease of the temperature at the front and back edges of the  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane, which is normalized to the current conduction direction. This in return verifies our 1D approximation is reasonable in that most of the heat is directly dissipated through the substrate rather than being laterally dissipated through the gate metal. On the contrary, for the GOOI FET on the  $\text{SiO}_2/\text{Si}$  substrate, there is a significant

amount of heat diffused to gate metal and then laterally dissipated through the gate metal region without the nanomembrane underneath, as indicated in Figure 5a. Therefore, the 1D simplified model has its limitation for application on the  $\text{SiO}_2/\text{Si}$  substrate or other low  $\kappa$  substrates. Finally, good agreements are achieved both on the steady state and transient heating and cooling phases, validating our experiments and the TR characterization technique and further confirming the reduced SHE using sapphire as a substrate.


## CONCLUSIONS

In summary, we have demonstrated that the sapphire substrate can provide much better thermal dissipation and less SHE than the  $\text{SiO}_2/\text{Si}$  substrate for high-power device GOOI FETs. Both the simulation and TR imaging reveal that the GOOI FET on the sapphire substrate has twice lower  $\Delta T$  compared to that on the  $\text{SiO}_2/\text{Si}$  substrate for identical device power density. The  $R_T$  is extracted and calculated to be  $4.6 \times 10^{-2}$  and  $1.47 \times 10^{-1} \text{ mm}^2 \cdot \text{K}/\text{W}$  for sapphire and  $\text{SiO}_2/\text{Si}$  substrates, respectively. Benefiting from the enhanced heat dissipation, better electronic device performance of GOOI FET on the sapphire substrate is achieved.

## EXPERIMENTAL METHODS

**Device Fabrication.** The Sn-doped  $(\bar{2}01)$   $\beta\text{-Ga}_2\text{O}_3$  bulk substrate was purchased from Tamura Corporation, which has a carrier concentration of  $2.8 \times 10^{18} \text{ cm}^{-3}$  determined by capacitance–voltage ( $C-V$ ) measurement. The nanomembranes were mechanically exfoliated from the bulk substrate's edge cleavage through the scotch tape method. The exfoliation process was repeated to get thin nanomembranes. After the exfoliation, nanomembranes were transferred to the  $\text{SiO}_2/\text{Si}$  and sapphire substrates, the same method to get other 2D flakes. Prior to the transfer, the  $\text{SiO}_2/\text{p}^+\text{Si}$  and sapphire substrates were cleaned in acetone for 24 h and the  $\beta\text{-Ga}_2\text{O}_3$  nanomembrane transfer time was within 1 min. ZEP 520A was used as the electron-beam lithography (EBL) resist in our experiment. Source and drain regions were defined by the VB6 EBL system followed by resist development, Ti/Al/Au metallization and lift-off processes. Thirty seconds of Ar plasma bombardment with radio frequency power of 100 W was adopted to the source and drain regions before metallization to improve the contact formation. The device without Ar bombardment shows more severe Schottky-like behaviors and larger contact resistance. Fifteen nanometers of  $\text{Al}_2\text{O}_3$  was then deposited by an ASM F-120 atomic-layer-deposition (ALD) system at 250 °C with trimethyl-aluminum and  $\text{H}_2\text{O}$  as precursors. Finally, Ni/Au were deposited as the gate electrode, followed by a lift-off process.

**Device Characterization.** The thickness and surface roughness of the (100)  $\beta\text{-Ga}_2\text{O}_3$  channel was measured by a Veeco Dimension 3100 AFM system. The  $C-V$  measurement was done with an Agilent E4980A LCR meter. The device electric characterizations were carried out by a Keithley 4200 Semiconductor Parameter Analyzer. A Microsanj TR system with high-speed pulsed light-emitting diode (LED) ( $\lambda = 530$  nm) probe illumination and a synchronized CCD camera were used for the TR measurement equipment.



**Figure 5.** Simulated temperature distribution in GOOI FETs and experimental design verification. (a) Simulated temperature distribution of GOOI FETs on SiO<sub>2</sub>/Si and sapphire substrates with device power density of 717 and 917 W/mm<sup>2</sup>, respectively. GOOI FET on SiO<sub>2</sub>/Si has more than twice higher  $\Delta T$  than that of the sapphire substrate, showing the much severe SHE on the SiO<sub>2</sub>/Si substrate. (b) Simulated and measured temperature distribution along the gate width cutline direction on the sapphire substrate at various heat up and cool down phases. Good agreements are achieved both at steady state and transient time domain between measured and simulated data, verifying our experiment design and characterization.

## ■ ASSOCIATED CONTENT

### 📄 Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acsomega.7b01313.

Details about TR measurement setup and timing principles, TR coefficient calibration, photography of the TR measurement equipment, simulation mesh build up, heat pulse generation function for transient measurement, simplified 1D equivalent thermal circuit model, and lists of major materials parameters used for thermal simulation and calculation (PDF)

## ■ AUTHOR INFORMATION

### Corresponding Author

\*E-mail: yep@purdue.edu. Fax: 765-496-7443.

### ORCID

Peide D. Ye: 0000-0001-8466-9745

## Author Contributions

P.D.Y. conceived the idea and supervised the experiments. H.Z. performed the device fabrication and material and electrical characterization. H.Z. and J.N. performed the thermal simulation. A.S. supervised H.Z. and K.M. to perform the TR characterization. H.Z. and P.D.Y. summarized the manuscript and all authors commented on it.

## Notes

The authors declare no competing financial interest.

## ■ ACKNOWLEDGMENTS

The authors would like to thank Dr. SangHoon Shin for the thermal simulation support and technical guidance from the Sensors Directorate of Air Force Research Laboratory. The work is supported in part by AFOSR (under Grant FA9550-12-1-0180), ONR NEPTUNE (under Grant N00014-15-1-2833), and DTRA (under Grant HDTRA1-12-1-0025).

## ■ REFERENCES

- (1) Balandin, A. A. *Nat. Mater.* **2011**, *10*, 569–581.
- (2) Gaska, R.; Osinsky, A.; Yang, J. W.; Shur, M. S. *IEEE Electron Device Lett.* **1998**, *19*, 89–91.
- (3) Trew, R. J.; Green, D. S.; Shealy, J. B. *IEEE Microwave Mag.* **2009**, *10*, 116–127.
- (4) Shin, S. H.; Wahab, M. A.; Masuduzzaman, A.; Maize, K.; Gu, J. J.; Si, M.; Shakouri, A.; Ye, P. D.; Alam, M. A. *IEEE Trans. Electron Devices* **2015**, *62*, 3516–3523.
- (5) Tenbroek, B. M.; Lee, M. S. L.; White, W. R.; Bunyan, R. J. T.; Uren, M. J. *IEEE Trans. Electron Devices* **1996**, *43*, 2240–2248.
- (6) Kim, M.; Seo, J.-H.; Singiseti, U.; Ma, Z. *J. Mater. Chem. C* **2017**, *5*, 8338–8354.
- (7) Kim, M.; Seo, J.-H.; Zhao, D.; Liu, S.; Kim, K.; Lim, K.; Zhou, W.; Waks, E.; Ma, Z. *J. Mater. Chem. C* **2017**, *5*, 264–268.
- (8) Stepanov, S. I.; Nikolaev, V. I.; Bougrov, V. E.; Romanov, A. E. *Rev. Adv. Mater. Sci.* **2016**, *44*, 63–86.
- (9) Higashiwaki, M.; Sasaki, K.; Murakami, H.; Kumagai, Y.; Koukita, A.; Kuramata, A.; Masui, T.; Yamakoshi, S. *Semicond. Sci. Technol.* **2016**, *31*, No. 034001.
- (10) Santia, M. D.; Tandon, N.; Albrecht, J. D. *Appl. Phys. Lett.* **2015**, *107*, No. 041907.
- (11) Guo, Z.; Verma, A.; Wu, X.; Sun, F.; Hickman, A.; Masui, T.; Kuramata, A.; Higashiwaki, M.; Jena, D.; Luo, T. *Appl. Phys. Lett.* **2015**, *106*, No. 111909.
- (12) Zhou, H.; Si, M.; Alghamdi, S.; Qiu, G.; Yang, L.; Ye, P. D. *IEEE Electron Device Lett.* **2017**, *38*, 103–106.
- (13) Zhou, H.; Maize, K.; Qiu, G.; Shakouri, A.; Ye, P. D. *Appl. Phys. Lett.* **2015**, *111*, No. 092102.
- (14) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. *Science* **2004**, *306*, 666–669.
- (15) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. *Nat. Nanotechnol.* **2011**, *6*, 147–150.
- (16) Liu, H.; Neal, A. T.; Zhu, Z.; Xu, X.; Tomanek, D.; Ye, P. D.; et al. *ACS Nano* **2014**, *8*, 4033–4041.
- (17) Rajan, S.; Waltereit, P.; Poblenz, C.; Heikman, S. J.; Green, D. S.; Speck, J. S.; Mishra, U. K. *IEEE Electron Device Lett.* **2004**, *25*, 247–249.
- (18) Sadi, T.; Kelsall, R. W.; Pilgrim, N. J. *IEEE Trans. Electron Devices* **2006**, *53*, 2892–2900.
- (19) Zhou, H.; Alghamdi, S.; Si, M. W.; Ye, P. D.; et al. *IEEE Electron Device Lett.* **2016**, *37*, 1411–1414.
- (20) Maize, K.; Zibari, A.; French, W. D.; Lindorfer, P.; Oconnell, B.; Shakouri, A. *IEEE Trans. Electron Devices* **2014**, *61*, 3047–3053.
- (21) Farzaneh, M.; Maize, K.; Luerben, D.; Summers, J. A.; Mayer, P. M.; Raad, P. E.; Pipe, K. P.; Shaouri, A.; Ram, R. J.; Hudgings, J. A. *J. Phys. D: Appl. Phys.* **2009**, *42*, No. 143001.
- (22) Moser, N. A.; McCandless, J. P.; Crespo, A.; Leedy, K. D.; Green, A. J.; Heller, E. R.; Chabak, K. D.; Peixoto, N.; Jessen, G. H. *Appl. Phys. Lett.* **2017**, *110*, No. 143505.
- (23) Tadjer, M. J.; Mastro, M. A.; Mahadik, N. A.; Currie, M.; Wheeler, V. D.; Freitas, J. A.; Greenlee, J. D.; Hite, J. K.; Hobart, K. D.; Eddy, C. R.; Kub, F. J. *J. Electron. Mater.* **2016**, *45*, 2031–2037.
- (24) Schroder, D. K. *Semiconductor Material and Device Characterization*, 3rd ed.; John Wiley, 2006; pp 489–502.
- (25) Darwish, A. M.; Bayba, A. J.; Hung, H. A. *IEEE Trans. Microwave Theory Tech.* **2004**, *52*, 2611–2620.
- (26) Yan, Z.; Liu, G.; Khan, J. M.; Balandin, A. A. *Nat. Commun.* **2012**, *3*, No. 827.